defence exam Agniveer Vayu Group X & XY Mock Test 01/2026 Physics Semiconductors Digital Electronics and Logic Gates
The output of an OR gate is connected to both the inputs of a NAND gate. The combination will serve as
1
AND gate
2
NOT gate
3
NAND gate
4
NOR gate