engineering recuitment Gujarat Metro JE Mock Test 2023 Electronic Mechanic Digital Electronics Flip Flops and Counters
In a J – K flip flop triggered by the rising edge of the clock signal, what is output ‘Q’ when it is triggered and J = 1, K = 0?
1
1
2
0
3
No change
4
Toggles