engineering recuitment GATE ECE 2023-24 Test Series Digital Electronics Sequential Circuits Memory Elements
The two inputs A and B are connected to a NOR based R-S latch, via two AND gates as shown in the figure. If A = 1 and B = 0, the output QQ̅ is
1
00
2
10
3
01
4
11