For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then
1
droop rate decreases and acquisition time decreases
2
droop rate decreases and acquisition time increases
3
droop rate increases and acquisition time decreases
4
droop rate increases and acquisition time increases