engineering recuitment PGCIL Trainee Supervisor Electrical Mock Test 2024 Digital Logic Sequential Circuits Flip-Flop
Determine the output frequency for a frequency division circuit that contains 12 flip-flops with an input clock frequency of 20.48 MHz.
1
10.24 kHz
2
5 kHz
3
30.24 kHz
4
15 kHz