engineering recuitment PGCIL Diploma Trainee Mock Test 2024 Digital Electronics Combinational Circuits Realization of Logic Gates
The output Y of the logic circuit shown in Fig. is _______.
1
Y = A
2
Y = A̅
3
Y = 0
4
Y = 1
The output Y of the logic circuit shown in Fig. is _______.