engineering recuitment NIELIT Scientific Assistant Mock Test 2025 Digital Electronics Combinational Circuits Realization of Logic Gates
The logic circuit shown in the figure can be minimized to:
1
2
3
4
The logic circuit shown in the figure can be minimized to: