engineering recuitment NIELIT Scientific Assistant Mock Test 2025 Digital Logic Sequential Circuits Flip-Flop
If both the two inputs of J-K flip flop are at 1 state, after the leading edge of clock signal, what would be the Q output of the J-K flip flop?
1
Will toggle with respect to previous state
2
0
3
1
4
Undetermined