engineering recuitment HPCL Junior Executive 2025 Mock Test Network Theory Sinusoidal Steady State Analysis
In a parallel R-L circuit the if IR is the current through the resistor and IL is the current through the inductor then:
1
IR lags IL by 90°
2
IL lags IR by 90°
3
IR and IL are in phase
4
IL lags IR by 270°