engineering recuitment BEL Probationary Engineers Mock Test 2025 Digital Electronics Combinational Circuits Realization of Logic Gates
The Boolean function Y = AB + CD is to be realized using only 2 input NAND gates. The minimum number of gates required is
1
2
2
3
3
4
4
5