railway DFCCIL Junior Executive 2023 (CBT 1 & CBT 2) Mock Test Control Systems Time Response Analysis Steady State Error

The steady-state error due to the ramp input for a type two system is equal to-

1
A / K
2
Infinite
3
Zero
4
A / (1+K)
Share: WhatsApp Telegram X

Sponsored

hivanix.in

Visit

This quiz is brought to you by hivanix.in

🌐 Web App Development

Other Tools: chatwiz.hivanix.in mmspace.hivanix.in unogame.hivanix.in

Quick Navigation

Home

Subjects

Chapters