railway DFCCIL Executive 2025 Mock Test Digital Electronics Sequential Circuits

In a clocked NAND latch, the race around condition occurs when

1
R and S are high CLK is low
2
R and CLK are high S is low
3
R, S, CLK are high
4
Race around does not occur
Share: WhatsApp Telegram X

Sponsored

hivanix.in

Visit

This quiz is brought to you by hivanix.in

🌐 Web App Development

Other Tools: chatwiz.hivanix.in mmspace.hivanix.in unogame.hivanix.in

Quick Navigation

Home

Subjects

Chapters