In SISO shift register, the time delay Δt is given by:
Where
N is the number of stages
fc is the clock frequency
1
N2 fc
2
N2/fc
3
Nfc
4
N/fc
In SISO shift register, the time delay Δt is given by:
Where
N is the number of stages
fc is the clock frequency