engineering recuitment NCRTC Junior Engineer Mock Test Series 2025 Digital Electronics Sequential Circuits
A 4bit synchronous counter uses flip-flops with a propagation delay time of 25ns each. The maximum possible time required for change of state will be
1
25 ns
2
50 ns
3
75 ns
4
200 ns