engineering recuitment ISRO Scientist Computer Science Mock Test Computer Organization and Architecture Memory Management Address Space
The chip select logic for a certain DRAM chip in a memory system design is shown below.
Assume that the memory system has 16 address lines denoted by A15 to A0. What is the range of addresses (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal?
1
C800 to CFFF
2
CA00 to CAFF
3
C800 to C8FF
4
DA00 to DFFF