In the digital circuit shown in the figure the flip-flops have set time of 5 ns and a worst-case delay of 15 ns. The AND gate has a delay of 5 ns. Maximum possible clock rate for the circuit to operate faithfully is.
1
21 MHz
2
22 MHz
3
25 MHz
4
30 MHz