The figure shown below is a sample and hold circuit used at a sampling rate of 1 kHz with an A / D converter having conversion time of 200 μ sec. The op-amp has an input bias current of 10 nA. The maximum hold error (in mV) is ________.