In the circuit shown below, assume that the comparators are ideal and all components have zero propagation delay. In one period of the input signal Vin = 6 sin(ωt), the fraction of the time for which the output OUT is in logic state HIGH is
1
1/12
2
1/2
3
2/3
4
5/6