engineering recuitment GATE ECE 2023-24 Test Series Digital Electronics Sequential Circuits Asynchronous Counters
The maximum clock frequency in MHz of a 4-stage ripple counter, utilizing flip-flops, with each flip-flop having a propagation delay of 20 ns, is ___________. (round off to one decimal place)
Enter numerical value using the virtual keypad. Round off where necessary.