engineering recuitment GATE ECE 2023-24 Test Series Digital Electronics Sequential Circuits Memory Elements
A positive edge triggered D flip flop is connected as shown in the figure below. What would be the Q output in relation to the clock? Assume Q is initially 0.
1
2
3
4