Consider a non - pipelined processor with a clock rate of 5 gigahertz and average cycles per instruction of six. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 4 gigahertz. Assume that there are no stalls in the pipeline. The speed up achieved in this pipelined processor is ________.