A 4-bit shift register is shifting data to the right for every clock signal. The serial input D is derived using Ex-or gates as shown in the figure
Considering the initial count of the register is 0001 at \({Q_0}{Q_{1}}{Q_2}{Q_3}\), after how many clock pulses it will be back to the initial position.
1
5
2
6
3
7
4
8