engineering recuitment GATE CSE 2023-24 Test Series Digital Logic Sequential Circuits Flip-Flop

In a J-K flip flop, when J = 1 and K = 1 then it will be considered as:

1
set condition
2
reset condition
3
no change
4
toggle condition
Share: WhatsApp Telegram X

Sponsored

hivanix.in

Visit

This quiz is brought to you by hivanix.in

🌐 Web App Development

Other Tools: chatwiz.hivanix.in mmspace.hivanix.in unogame.hivanix.in

Quick Navigation

Home

Subjects

Chapters