Consider a pipeline CPU with a single arithmetic logic unit (ALU)
Which one of the statements may cause a hazard?
1
ith instruction and i + 1st instruction requires ALU at the same time
2
The i + 1st instruction uses the result of ith instruction as an operand
3
When more than one instruction tries to access the same resource in the same cycle
4
Conditional jump instruction