In instruction pipelining, a main memory has a single port and that all instruction fetches and data reads and writes must be performed one at a time. In this case, an operand read to or write from memory cannot be performed in parallel with an instruction fetch and ignore cache. Which of the following hazard represents the above situation?