engineering recuitment NIELIT Scientific Assistant Mock Test 2025 Digital Electronics Semiconductor Memories Memory Address and Capacity
Addressing of a 32K × 16 memory is realized using a single decoder. The minimum number of AND gates required for the decoder is
1
215
2
219
3
232
4
28