engineering recuitment Indian Coast Guard Yantrik Mock Test 2024 Digital Electronics Logic Gates and Boolean Algebra Logic Gates

The minimum number of NAND gates required to reduce the expression ((A + B)C) D is:

1
6
2
5
3
8
4
4
Share: WhatsApp Telegram X

Sponsored

hivanix.in

Visit

This quiz is brought to you by hivanix.in

🌐 Web App Development

Other Tools: chatwiz.hivanix.in mmspace.hivanix.in unogame.hivanix.in

Quick Navigation

Home

Subjects

Chapters