railway DFCCIL Junior Executive 2023 (CBT 1 & CBT 2) Mock Test Digital Electronics Sequential Circuits Memory Elements
If the input to T-flipflop is 200 Hz signal, the final output of the three T- flipflops in cascade is
1
25 Hz
2
20 Hz
3
50 Hz
4
12.5 Hz