railway RRB JE (CBT I + CBT II) Mock Test 2024 Digital Logic Sequential Circuits Flip-Flop

On a positive edge triggered SR flip flop, the output changed when ________.

1
Clock pulse is low
2
Clock pulse is high
3
Clock pulse transitions from low to high
4
Clock pulse transitions from high to low
Share: WhatsApp Telegram X

Sponsored

hivanix.in

Visit

This quiz is brought to you by hivanix.in

🌐 Web App Development

Other Tools: chatwiz.hivanix.in mmspace.hivanix.in unogame.hivanix.in

Quick Navigation

Home

Subjects

Chapters