railway RRB JE (CBT I + CBT II) Mock Test 2024 Digital Electronics Sequential Circuits Synchronous Counters
A 4-bit synchronous counter uses flip-flops with propagation delay of 20 ms each. The maximum possible time required to change of state will be:
1
20 ms
2
40 ms
3
60 ms
4
80 ms