In an instruction execution pipeline, the earliest that the instruction TLB and data TLB can be accessed are
1
Memory stage and execute stage respectively
2
Fetch stage and fetch stage respectively
3
Memory stage and memory stage repectively
4
Fetch stage and memory stage respectively
5
Question Not Attempted