Consider a 5- stage instruction pipeline where the delay of S4 is half to that of S1. S2 has a half delay to S3. S1 is having a delay of 10 ns. S5 and S3 have the same delay as S1 . What will be the speed up achieved in this?
1
4
2
3
3
2.75
4
2
5
Question Not Attempted