Teaching DSSSB TGT Mock Test 2025 Digital Logic Combinational Circuits Decoder

A RAM chip has a capacity of 1024 words of 8 bits each (1k × 8). The no. of 2 × 4 decoders with enable line needed to construct a 16k × 16 RAM from 1k × 8 RAM is -

1
6
2
5
3
7
4
4
Share: WhatsApp Telegram X

Sponsored

hivanix.in

Visit

This quiz is brought to you by hivanix.in

🌐 Web App Development

Other Tools: chatwiz.hivanix.in mmspace.hivanix.in unogame.hivanix.in

Quick Navigation

Home

Subjects

Chapters