Consider a 4-way set associative cache consisting of 128 lines with a line size of 64 words. The CPU generates a 20-bit address of word in main memory. The number of bits in the TAG, LINE and WORD fields are respectively
1
9, 6, 5
2
7, 7, 6
3
7, 5, 8
4
9, 5, 6