Digital Logic Combinational Circuits Adder

Implementation of full subtractor using half subtractor requires –

1
Two half subtractors and one NAND gate
2
Two half subtractors and one NOR gate
3
Two half subtractors and one OR gate
4
Two half subtractors only
5
Three half subtractors

Sponsored

hivanix.in

Visit

This quiz is brought to you by hivanix.in

🌐 Web App Development

Other Tools: chatwiz.hivanix.in mmspace.hivanix.in unogame.hivanix.in

Quick Navigation

Home

Subjects

Chapters